<?xml version="1.0"?>
<rss version="2.0">
   <channel>
      <title>COMSM1302 26/27 - 4th week Q&amp;A by Alex Cockrean</title>
      <link>https://padlet.com/uob/s02416e2non09qld7ul8</link>
      <description>Ask questions here anonymously.   Most-liked questions will be answered in Q&amp;A session on Wednesday</description>
      <language>en-us</language>
      <pubDate>2026-09-29 11:02:13 UTC</pubDate>
      <lastBuildDate>2026-10-13 12:30:58 UTC</lastBuildDate>
      <webMaster>hello@padlet.com</webMaster>
      <image>
         <url></url>
      </image>
      <item>
         <title>Vdd vss</title>
         <author></author>
         <link>https://padlet.com/uob/s02416e2non09qld7ul8/wish/4096126846</link>
         <description><![CDATA[<p>When drawing the logic, why Vdd and Vss should not connect to the output at the same time?</p>]]></description>
         <enclosure url="" />
         <pubDate>2026-10-13 12:00:13 UTC</pubDate>
         <guid>https://padlet.com/uob/s02416e2non09qld7ul8/wish/4096126846</guid>
      </item>
      <item>
         <title>Mealy Machine</title>
         <author>tf26151</author>
         <link>https://padlet.com/uob/s02416e2non09qld7ul8/wish/4096135699</link>
         <description><![CDATA[<p>The truth table and equations use (in_{old}), which suggests the previous input value. However, the circuit diagram shows the logic gate connected directly to the current input in.</p><p>Why is the current input used instead of a stored previous input? Should an additional flip-flop be required to store the previous input value?</p>]]></description>
         <enclosure url="https://padlet-uploads-usc1.storage.googleapis.com/6323789381/42d673b596fc68ba1aab8285e5f1f79c/41504c19c5921e87a37a99f445e5d955.png" />
         <pubDate>2026-10-13 12:06:49 UTC</pubDate>
         <guid>https://padlet.com/uob/s02416e2non09qld7ul8/wish/4096135699</guid>
      </item>
      <item>
         <title>Exam</title>
         <author></author>
         <link>https://padlet.com/uob/s02416e2non09qld7ul8/wish/4096137517</link>
         <description><![CDATA[<ol><li><p>What is the maximum marks of the exam?</p></li><li><p>Will it be MCQ type?</p></li><li><p>What is the portion that is examinable? Till week 5?</p></li></ol>]]></description>
         <enclosure url="" />
         <pubDate>2026-10-13 12:08:26 UTC</pubDate>
         <guid>https://padlet.com/uob/s02416e2non09qld7ul8/wish/4096137517</guid>
      </item>
      <item>
         <title></title>
         <author></author>
         <link>https://padlet.com/uob/s02416e2non09qld7ul8/wish/4096166316</link>
         <description><![CDATA[<p>On the “Building the one-shot” slide, could you walk through how we get X_new = (X_old ∨ Y_old) ∧ in from the truth table? </p><p>I don’t know how to handle the last row of truth table where X_old and Y_old are both 1 and everything is marked X.</p>]]></description>
         <enclosure url="" />
         <pubDate>2026-10-13 12:28:31 UTC</pubDate>
         <guid>https://padlet.com/uob/s02416e2non09qld7ul8/wish/4096166316</guid>
      </item>
   </channel>
</rss>
